首页> 外文OA文献 >Designing high-speed, low-power full adder cells based on carbon nanotube technology
【2h】

Designing high-speed, low-power full adder cells based on carbon nanotube technology

机译:设计基于碳的高速,低功耗全加器单元   纳米管技术

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

This article presents novel high speed and low power full adder cells basedon carbon nanotube field effect transistor (CNFET). Four full adder cells areproposed in this article. First one (named CN9P4G) and second one (CN9P8GBUFF)utilizes 13 and 17 CNFETs respectively. Third design that we named CN10PFS usesonly 10 transistors and is full swing. Finally, CN8P10G uses 18 transistors anddivided into two modules, causing Sum and Cout signals are produced in aparallel manner. All inputs have been used straight, without inverting. Thesedesigns also used the special feature of CNFET that is controlling thethreshold voltage by adjusting the diameters of CNFETs to achieve the bestperformance and right voltage levels. All simulation performed using SynopsysHSPICE software and the proposed designs are compared to other classical andmodern CMOS and CNFET-based full adder cells in terms of delay, powerconsumption and power delay product.
机译:本文介绍了基于碳纳米管场效应晶体管(CNFET)的新型高速,低功率全加法电池。本文提出了四个完整的加法器单元。第一个(名为CN9P4G)和第二个(CN9P8GBUFF)分别利用13个和17个CNFET。我们命名为CN10PFS的第三个设计仅使用10个晶体管,并且已经全面投入使用。最后,CN8P10G使用18个晶体管,分为两个模块,导致以并行方式产生Sum和Cout信号。所有输入均直接使用,无反相。这些设计还利用了CNFET的特殊功能,即通过调整CNFET的直径来控制阈值电压,以达到最佳性能和正确的电压水平。使用SynopsysHSPICE软件和提出的设计进行的所有仿真在延迟,功耗和功率延迟乘积方面均与其他基于经典和现代CMOS和CNFET的全加器单元进行了比较。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号